PCov3r/FPGA_Handwritten_digit_recognition
A Verilog implementation of a hand-written digit recognition Neural Network
This project helps electronics engineers and hobbyists design and implement a neural network directly onto FPGA hardware. It takes raw 28x28 pixel images of handwritten digits as input and outputs the recognized digit. It's for those working with embedded systems and custom hardware for machine learning tasks.
No commits in the last 6 months.
Use this if you need to perform handwritten digit recognition directly on an FPGA for embedded applications or specialized hardware.
Not ideal if you are looking for a software-based solution or a high-level library for machine learning on general-purpose computers.
Stars
10
Forks
2
Language
Jupyter Notebook
License
—
Category
Last pushed
Nov 16, 2024
Commits (30d)
0
Get this data via API
curl "https://pt-edge.onrender.com/api/v1/quality/ml-frameworks/PCov3r/FPGA_Handwritten_digit_recognition"
Open to everyone — 100 requests/day, no key needed. Get a free key for 1,000/day.
Higher-rated alternatives
fastmachinelearning/hls4ml
Machine learning on FPGAs using HLS
alibaba/TinyNeuralNetwork
TinyNeuralNetwork is an efficient and easy-to-use deep learning model compression framework.
KULeuven-MICAS/zigzag
HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
fastmachinelearning/hls4ml-tutorial
Tutorial notebooks for hls4ml
doonny/PipeCNN
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks